

## NOTICE

**Notice No: RSET/PL/N/6419**  
**Date : 10-Jun-2022**

### Workshop on Introduction to RISC-V architecture

Department of Electronics and Communication in association with C-DAC, Thiruvananthapuram is conducting a workshop on Introduction to RISC-V architecture and India's indigenous microcontroller (VEGA) development board on 10<sup>th</sup> June 2022.

Venue: Multimedia hall, Shockley lab



The banner features a purple background with a white and orange wave at the top left. The text 'INTRODUCING INDIA'S INDIGENOUS MICROCONTROLLER DEVELOPMENT BOARD' is written in white. The VEGA PROCESSOR logo is in the top right. A central image shows a blue PCB with 'ARIES' and 'VEGA' labels. The ARIES logo is in green at the bottom left. The bottom section includes the Indian government emblem, the text 'Microprocessor Development Programme, Initiated and funded by MeitY, Govt. of India', and social media icons for YouTube, Twitter, LinkedIn, and Email with their respective handles.

**INTRODUCING  
INDIA'S INDIGENOUS  
MICROCONTROLLER  
DEVELOPMENT BOARD**

**VEGA  
PROCESSOR**

**ARIES**

Microprocessor Development Programme,  
Initiated and funded by MeitY, Govt. of India

[/vegaprocessors](#) [/VegaProcessor](#) [/in/VegaProcessor](#) [vegaprocessors.in](#) [vega@cdac.in](#)

PRINCIPAL

This document was created with Win2PDF available at <http://www.win2pdf.com>.  
The unregistered version of Win2PDF is for evaluation or non-commercial use only.  
This page will not be added after purchasing Win2PDF.