#### FAMILIARISATION OF BASYS 3 ARTIX-7 FPGA BOARD

Field Programmable Gate Arrays (FPGAs) are semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. FPGAs can be reprogrammed to desired application or functionality requirements after manufacturing. This feature distinguishes FPGAs from Application Specific Integrated Circuits (ASICs), which are custom manufactured for specific design tasks. Although one-time programmable (OTP) FPGAs are available, the dominant types are SRAM based which can be reprogrammed as the design evolves. ASIC and FPGAs have different value propositions, and they must be carefully evaluated before choosing any one over the other. Information abounds that compares the two While selected technologies. **FPGAs** used to be for lower speed/complexity/volume designs in the past, today's FPGAs easily push the 500 MHz performance barrier. With unprecedented logic density increases and a host of other features, such as embedded processors, DSP blocks, clocking, and high-speed serial at ever lower price points, FPGAs are a compelling proposition for almost any type of design. Due to their programmable nature, FPGAs are an ideal fit for many different markets. As the industry leader, Xilinx provides comprehensive solutions consisting of FPGA devices, advanced software, and configurable, ready-to-use IP cores for markets.

### BASYS3 ATRIX-7 FPGA

The Basys 3 board is a complete, ready-to-use digital circuit development platform based on the latest Artix-7<sup>TM</sup> Field Programmable Gate Array (FPGA) from Xilinx. With its high-capacity FPGA (Xilinx part number XC7A35T-1CPG236C), low overall cost, and collection of USB, VGA, and other ports, the Basys3 can host designs ranging from introductory combinational circuits to complex sequential circuits like embedded processors and controllers. It includes enough switches, LEDs and other I/O devices to allow a large number designs to be completed without the need for any additional hardware, and enough uncommitted FPGA I/O pins to allow designs to be expanded using Digilent Pmods or other custom boards and circuits.




Figure 1, Basys3 board features

Callout	Component Description	Callout	Component Description
1	Powergood LED	9	FPGA configuration reset button
2	Pmod connector(s)	10	Programming mode jumper
3	Analog signal Pmod connector (XADC)	11	USB host connector
4	Four digit 7-segment display	12	VGA connector
5	Slide switches (16)	13	Shared UART/ JTAG USB port
6	LEDs (16)	14	External power connector
7	Pushbuttons (5)	15	PowerSwitch
8	FPGA programming done LED	16	Power Select Jumper

Artix-7 FPGA is optimized for high performance logic, and offers more capacity, higher performance, and more resources than earlier designs. Artix-7 35T features include:

- 33,280 logic cells in 5200 slices
- 1,800 Kbits of fast block RAM
- Five clock management tiles, each with a phase-locked loop (PLL)
- 90 DSP slices
- Internal clock speeds exceeding 450MHz
- On-chip analog-to-digital converter (XADC).

The Basys3 also offers an improved collection of ports and peripherals, including:

- 16 user switches
- 16 user LEDs
- 5 user pushbuttons
- 4-digit 7-segment display
- Three Pmod ports
- Pmod for XADC signals
- 12-bit VGA output
- USB-UART Bridge
- Serial Flash
- Digilent USB-JTAG port for FPGA programming and communication
- USB HID Host for mice, keyboards and memory sticks

#### Software--The first Vivado Design Suite Exclusive:


The Basys 3 works with Xilinx's new high-performance Vivado ® Design Suite. Vivado includes many new tools and design flows that facilitate and enhance the latest design methods. It runs faster, allows better use of FPGA resources, and allows designers to focus their time evaluating design alternatives. The System Edition includes an on-chip logic analyzer, high-level synthesis tool, and other cutting-edge tools, and the free "WebPACK" version allows Basys 3 designs to be created at no additional cost.

#### Power

All Basys3 power supplies can be turned on and off by a single logic-level power switch (SW16). A power-good LED (LD20), driven by the "power good" output of the Linear Technologies

LTC3633 http://www.linear.com/product/LTC3633 supply, indicates that the

supplies are turned on and operating normally. An overview of the Basys3 power circuit is shown below.




The Basys3 board can receive power from the Digilent USB-JTAG port (J4) or from a 5 volt external power supply (not included). Jumper JP2 (near the power switch) determines which source is used.



USB Power is selected. The USB port can deliver enough power for the vast majority of designs. A few demanding applications, including any that drive multiple peripheral boards, might require more power than the USB port can provide. Also, some applications may need to run without being connected to a PC's USB port. In these instance an external power supply or battery pack can be used.




External Power is selected. An external power supply can be used by plugging into the external power header (J6) and setting jumper JP2 to "EXT". The supply must deliver 4.5VDC to 5.5VDC and at least 1A of current (i.e., at least 5W of power). Many suitable supplies can be purchased through Digikey or other catalog vendors. An external battery pack can be used by connecting the battery's positive terminal to the "EXT" pin of J6 and the negative terminal to the "GND" pin of J6.



The power provided to USB devices that are connected to Host connector J2 is not regulated. Therefore it is necessary to limit the maximum voltage of an external battery pack to 5.5V DC. The minimum voltage of the battery pack depends on the application -if the USB Host function (J2) is used, at least 4.6V needs to be provided. In other cases the minimum voltage is 3.6V.

The Basys3 board includes sixteen slide switches, five push buttons, sixteen individual LEDs, and a four-digit seven-segment display, as shown in the below diagram. The pushbuttons and slide switches are connected to the FPGA via series resistors to prevent damage from inadvertent short circuits (a short circuit could occur if an FPGA pin assigned to a pushbutton or slide switch was inadvertently defined as an output). The five pushbuttons, arranged in a plussign configuration, are "momentary" switches that normally generate a low output when they are at rest, and a high output only when they are pressed. Slide switches generate constant high or low inputs depending on their position.



### VIVADO

Vivado Design Suite is a software suite produced by Xilinx for synthesis and analysis of HDL designs, superseding Xilinx ISE with additional features for system on a chip development and high-level synthesis. Vivado represents a ground-up rewrite and re-thinking of the entire design flow (compared to ISE). Like the later versions of ISE, Vivado includes the in-built logic simulator ISIM.Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic. Replacing the 15 year old ISE with Vivado Design Suite took 1000 person-years and cost US\$200 million

#### Components

The Vivado High-Level Synthesis compiler enables C, C++ and SystemC programs to be directly targeted into Xilinx devices without the need to manually create RTL. Vivado HLS is widely reviewed to increase developer productivity, and is confirmed to support C++ classes, templates, functions and operator overloading. Vivado 2014.1 introduced support for automatically converting OpenCL kernels to IP for Xilinx devices. OpenCL kernels are programs that execute across various CPU, GPU and FPGA platforms. The Vivado Simulator is a component of the Vivado Design Suite. It is a compiledlanguage simulator that supports mixed-language, Tcl scripts, encrypted IP and enhanced verification. The Vivado IP Integrator allows engineers to quickly integrate and configure IP from the large Xilinx IP library. The Integrator is also tuned for MathWorks Simulink designs built with Xilinx's System Generator and Vivado High-Level Synthesis. The Vivado Tcl Store is a scripting system for developing add-ons to Vivado, and can be used to add and modify Vivado's capabilities. Tcl is the scripting language on which Vivado itself is based. All of Vivado's underlying functions can be invoked and controlled via Tcl scripts.



TRE Project Navigator (P.454) - C/Warr/gratham/Download/Ima/21,20v			s (Eine (P.494) - (Defaultwicky)			No. of Concession, Name
BBBC XDDX NOI - FF82	8 / 8 1 3 B	23 FR F24 9	File Edit View Sendetton We	dow Layout Help		- # ×
p	0 # ×		0 2 2 3 X 3 5 X 8	NO MALIO SHO	- PR # # # B #	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
few: 🗇 🔯 Implementation 🏶 🚮 Simulation	67	2	Instances and Processes ** D @	× Objects + □ #	x; 🔎	-
Inst-Dignalate	(E) ==	9 // Jobur #1		Simulation Objects for LUT6, yet	<i>c</i>	
Heardy		9 //IOBUF #1 10 //.DRIVE(12), // Specify the	Control & a contraction of the second strends of the second strend	CONTRACTOR OF CONTRACTOR COL	Name Value	0.0020099994 ## 10.0020
19 het		11 //. IOUTANDARD ("DEFAULT"), //	and and and process rearrie	Object Name Value		
<ul> <li> <u>A</u> = 104495 38g1781             <u>B</u> = 10402 - Source (0.982, translate shall      </li> </ul>	1.5	12 //. RLEW("ELGY") // Specify 11 13 //) [OBDF 18.85 [	te UTS but X	is and it		
NwElockROC - X.ROC (		14 //.O(0), // Buffer output	B wredetay X	a bid bid a	O 14 C	
NiwitteckTOC - X_TOC p.	.4	15 //. TO:10:, // Buffer incut pr	ar (3 d)4 X	striged 1	0	
💷 🔛 test, th - behavioral dest, th vhidi	76	16 //.I(I). // Buffer input		a sh2,0d 1	10 10 10 10 10 10 10 10 10 10 10 10 10 1	
	26	17 //.T(T) // 3-state enable ing 18 //1/	(j 1)4 K	Land and 1		
	26	19 //	C5 435 X	i bojjed	1 Thinkey a	
	100	20 //meirign a-10/	C5 134 K C5 X10769 X	1 s.st = 1 100 1201	C Manual 1	
	0	21	C MELTENS R	NIGON LITT	The light of the	
No Processes Surving	0	23	5 🖬 9,80,8 🔛 🗙	p. 3 1pd_bd/9[1] 0 ps. 0 ps	12 12 13 6473	
		14 LUTS #1	> 0 0,000 X	test estilliti o pe, o pe	The state of a	
rocesses LHR2 - Structure		25 .INIT(64' h00000000000000000000) / 26 ) LUTS inst (	D D.BUP X	b a tpd_tdt/(t) 0 ps, 0 ps b a tpd_tdt/(t) 0 ps, 0 ps	The input S	
Them Simulaton     Doct-Translate Orack Syntax		27 .O(0), // LTF general output	SUBUF X	b b tpd_scriptil    po. 0 pe	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Post-Translate Check Syntax Simulate Post-Translate Model		28 .30(10), // 10T input	5 0,000 X	> a tpd addfill 0 ps, 0 ps		
		29 .11(11), // LUT input	b 0,000 X	<ul> <li>b a tpd_adv0_0[02] 0 ps, 0 ps</li> <li>b a tpd_adv2_0[02] 0 ps, 0 ps</li> </ul>	Mirilo obut t	
		30 .II(II), // LOT input 31 .II(II), // LOT input	NMRIGRATOC X	> > 120,3692,0000 0 pr. 0 pr		
		32 ,14(14), // 10T input	() the logar 1844 H	in an tad ade? often a pa, 0 pa		
		19 .15(15) // LUT import	Statle 54	b a tod_stre_nintij i ps. 0 pe		
		34 12 35 endecidule	wital printitives w	b and tail, soft, o(bill o ye, 0 pe b and reference occord occord b and reference occ		associationers
		36	w vicespotents w	20000000000 P.C.Nger, Nvi 🖉 📲		#110.002200000-me
			Scholaron a D Merory Stores		Defail info	0 ( · · · ) / · · · · · · · · · · · · · · ·
tert Pd Decign C) Files C) Idinates	E	Design Summary (Translated)	Contoie	12-11 12 12		
			# set force add UTv2/20 0 viado ten			
epiling package vpackage			(Sens)			
spiling architecture a lut6 v of entity X LOT6 spiling architecture a but v of entity X EOF []			# inm force add ((%2)/5) 1 +ado two (Sana >			
piling architecture a obut v of entity X_CDUF			# sen force and ((hv2)/6) 1 +adu bin			
piling architecture x noo v of eacity X NOC [	NZ ROC("UNPLACED", 1	100000, ***) [1]	ISIN> for 1/0x			
miling modifications a too v of entity X TOC [ moling architecture structure of entity lhr]	/ N_TOC ("HEIPLACED", C	2, ***) (1, 0, 1, 1]	254m>			
as Resolution for simulation is Ips.			🖬 Console 🔚 Compilation Log 💌	Developerts 🏘 Findin Films Results 🖬 Sec	ech Vesits	
iting for 1 sub-compilation(s) to finish						See Time: 2,100,000 pc
mpiled 15 VMDL Units mit simulation executable Ci/Osers/pratham/Dow	a location and a location of the location	County of Marcine and Annal Annal				
ne Benory Dange: 02432 #3	WICHNER/WHITELL LOKAL	Complying Table Countrie Case				
ee CPU Deage: 904 me						
unching 15is simulation angine GUL 1/Opers/prathap/Downloads/multil 20x41/imp1/LH						
in minulation angine GWI launched successfully		iseIntachte Ise -dat -totsacce i	Tare cas -amo -riveata/bistons	rearreader wares 1 Towass and 1. Pa	AT TELE CLUBICLE MOL	
ocess "Diswinte Post-Trenslate Rodel" complete						THE ALL PC World
Source "Schellete Post-Translate Bodel" complete SNING:ProjectRowt - File Ci/Users/prothem/Nova		impl/mult.stx is missing.				a part of states
seede 🗿 brors 🤨 Warrings 🙀 Peid in Pala Results						
						Los 6 Cal 1
						the second se
1 🖉 📋 💿 🔝 🔛 🛄		🛃 🖬 🛃 V2 🗸	e 🥟 🕔 😤 🚪			<sup>200</sup> ما 🗠 🏲 د 🖷

# SOURCE CODE

module sw\_led(

// Slide switch inputs

input [15:0]sw,

// Led outputs

output [15:0]led

);

// Assign each sw to it's respective led

assign led[0] = sw[15];

endmodule

# Switches

set\_property PACKAGE\_PIN V17 [get\_ports {sw[0]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[0]}] set\_property PACKAGE\_PIN V16 [get\_ports {sw[1]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[1]}] set\_property PACKAGE\_PIN W16 [get\_ports {sw[2]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[2]}] set\_property PACKAGE\_PIN W17 [get\_ports {sw[3]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[3]}] set\_property PACKAGE\_PIN W15 [get\_ports {sw[4]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[4]}] set\_property PACKAGE\_PIN V15 [get\_ports {sw[5]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[5]}] set\_property PACKAGE\_PIN W14 [get\_ports {sw[6]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[6]}] set\_property PACKAGE\_PIN W13 [get\_ports {sw[7]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[7]}] set\_property PACKAGE\_PIN V2 [get\_ports {sw[8]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[8]}] set\_property PACKAGE\_PIN T3 [get\_ports {sw[9]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[9]}] set\_property PACKAGE\_PIN T2 [get\_ports {sw[10]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[10]}] set\_property PACKAGE\_PIN R3 [get\_ports {sw[11]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[11]}] set\_property PACKAGE\_PIN W2 [get\_ports {sw[12]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[12]}] set\_property PACKAGE\_PIN U1 [get\_ports {sw[13]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[13]}]

set\_property PACKAGE\_PIN T1 [get\_ports {sw[14]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[14]}]

set\_property PACKAGE\_PIN R2 [get\_ports {sw[15]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {sw[15]}]

# LEDs

set_property PACKAGE_PIN U16 [get_ports {led[0]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
<pre>set_property PACKAGE_PIN E19 [get_ports {led[1]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]</pre>
set_property PACKAGE_PIN U19 [get_ports {led[2]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
<pre>set_property PACKAGE_PIN V19 [get_ports {led[3]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]</pre>
<pre>set_property PACKAGE_PIN W18 [get_ports {led[4]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]</pre>
<pre>set_property PACKAGE_PIN U15 [get_ports {led[5]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]</pre>
<pre>set_property PACKAGE_PIN U14 [get_ports {led[6]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]</pre>
<pre>set_property PACKAGE_PIN V14 [get_ports {led[7]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]</pre>
<pre>set_property PACKAGE_PIN V13 [get_ports {led[8]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]</pre>
<pre>set_property PACKAGE_PIN V3 [get_ports {led[9]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]</pre>
<pre>set_property PACKAGE_PIN W3 [get_ports {led[10]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]</pre>

```
set_property PACKAGE_PIN U3 [get_ports {led[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
```

set\_property PACKAGE\_PIN P3 [get\_ports {led[12]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {led[12]}]

set\_property PACKAGE\_PIN N3 [get\_ports {led[13]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {led[13]}]

set\_property PACKAGE\_PIN P1 [get\_ports {led[14]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {led[14]}]

set\_property PACKAGE\_PIN L1 [get\_ports {led[15]}]
set\_property IOSTANDARD LVCMOS33 [get\_ports {led[15]}]


## SIMULATION

ntitled 1				_ 0 2
ର୍ 💾 ଭ୍ ଭ୍	Х 🔸 К Я	번 번 제 제 H		
			273.103 ns	
Name	Value	0 ns 200 n	5  400 ns  600 n	15   800 ms
🍟 sw(15:0)	2222		2222	
🍟 led[15:0]	2222		2222	
	. (	> < 0		


# **SCHEMATIC**


#### Schematic

♦ ● Q Q X X 0 0 + - C 17 Cells 32 I/O Ports 20 Nets



## DESIGN





# CONLUSION

The workshop conducted at Rajagiri school of Engineering and Technology Kakkanad, Cochin helped to familiarize the basys 3 FPGA board, its usage and working. The classes conducted were online through AnyDesk platform. Students and Faculties participated in this workshop. They were divided into groups and each group was given a FPGA board. Thus understood the components of the board and simulation is done through vivado. The session was very informative and interesting.